

Area-Selective Deposition to Enable Single-digit nm Fabrication

James M.H. Tran

2019 CNF REU Intern

Intern Affiliation: Electrical Engineering, The University of Texas at Dallas

**Program: 2019 Cornell NanoScale Science & Technology Facility
Research Experience for Undergraduates (CNF REU) Program**

CNF REU Principal Investigator: Prof. James R. Engstrom, Chemical and Biomolecular Engineering, Cornell

CNF REU Mentors: Taewon Suh and Colleen C. Lawlor, Chemical and Biomolecular Engineering, Cornell University

Primary Source of 2019 CNF REU Funding: National Science Foundation via the

National Nanotechnology Coordinated Infrastructure (NNCI) Grant No. NNCI-1542081

Contact: tranj@utdallas.edu, jre7@cornell.edu, ts695@cornell.edu, ccl233@cornell.edu

Website: <http://cnf.cornell.edu/education/reu/2019>

Primary CNF Tools Used: Photolithography spinners and hotplates, GCA AS200 stepper, Oxford 81/82 (80+)

RIE etchers, Anatech resist strip, CVC SC4500 e-beam evaporator (odd), Logitech Orbis CMP

Abstract:

As semiconductor manufacturing approaches single-digit nm feature sizes, there is an increasing difficulty in reliably patterning critical device features. A major obstacle is that conventional top-down techniques suffer from issues with alignment of device features during the manufacturing process. Area-selective deposition (ASD) seeks to remedy this by a bottom-up technique; selectively depositing films only on defined growth areas and not on non-growth regions, creating a “self-aligned” feature. We produce line and space patterned wafers of metal and dielectric, copper and silicon dioxide in this study, to serve as a substrate for ASD experiments. We use various characterization techniques, such as optical microscopy and scanning electron microscopy (SEM), to evaluate our wafers. We also discuss intended uses of these wafers in ASD experiments.

Introduction:

For decades, top-down manufacturing has been the method of choice for fabricating semiconductor devices. However, as we approach single-digit nm feature sizes, device patterning becomes problematic. At this scale, pattern misalignment can severely affect device functionality and operation. This misalignment is known as the “edge placement error” [1], which is defined as the distance between the actual and intended position of a patterned feature. ASD could achieve device patterning at the single-digit nm scale by utilizing a bottom-up approach, selectively depositing thin films using atomic layer deposition (ALD) or chemical vapor deposition (CVD) on defined deposition areas. By depositing thin films only on intended areas, any possibility of misalignment could be eliminated, because a “self-aligned” feature is created. In addition to resolving feature misalignment, ASD also introduces advantages such as uniform, conformal, and angstrom level thickness-controlled deposition of thin films.

In this study, 10, 5, 3, and 1 μm line and space patterns of copper (Cu) and silicon dioxide (SiO_2) were fabricated to study ASD of thin films. Alternating metal and dielectric patterns allow investigation of ASD of

thin films on Cu and not on SiO_2 , or vice versa. Variable widths of Cu and SiO_2 enable study of how film growth varies with different feature sizes. The pattern also has equal line and space widths of Cu and SiO_2 , producing a 50/50 area coverage of metal and dielectric for *in situ* X-ray photoelectron spectroscopy (XPS) studies.

Experiment Details:

500 nm SiO_2 on 100 mm Si wafers were utilized. Wafers were cleaned in a Hamatech automated wafer processor with piranha solution before spin coating. Brewer Science WiDE-C 15C bottom anti-reflective coating (BARC) was spun at 3000 RPM for 60 seconds before a two-step bake on a 190°C proximity hotplate for 60 seconds, followed by a 160°C vacuum hotplate for 60 seconds. OiR 620-7i photoresist was spun at 5000 RPM for 60 seconds followed by a pre-exposure 90°C vacuum hotplate bake for 60 seconds. Exposure was performed on a GCA AS200 stepper, followed by a post-exposure bake on a 115°C vacuum hotplate. Etching was performed using an Oxford 80+ reactive ion etcher. BARC was etched using an O_2 and Ar mixture for six minutes. SiO_2 was etched with a mixture of CHF_3 and Ar for 6:30 minutes to etch ~ 220 nm into the SiO_2 .

Resist and BARC were stripped using an Anatech O₂ plasma dry strip, followed by a piranha clean. The CVC SC4500 e-beam evaporator was then used to deposit 25 nm of Ta as an adhesion layer, followed by 300 nm Cu. Logitech-Orbis CMP was finally used to planarize the surface and remove Cu overburden at 4 psi down and 30 psi back pressure for 1:50 minutes. The Hamatech was then used again to clean wafer of CMP debris.

Results and Discussion:

Optical microscope images showed a definite line and space pattern of Cu and SiO₂. Images confirm enough Cu overburden was polished away to reveal the desired pattern, as shown in Figure 1. Cross-sectional SEM images show the anisotropic etch profile, and the Cu and Ta layers deposited in Figure 2.

Ta was deposited as an adhesion layer between the Cu and the SiO₂. Without Ta, Cu would rip out of the trenches during the CMP step due to its poor adhesion to SiO₂.

No metal was seen on top of the SiO₂, and the Cu line was level with the SiO₂ space. Etch depth and anisotropic profile was consistent across varying feature sizes, as shown in Figure 3. The depth of Cu was kept greater than 70 nm, thick enough to serve as a substrate layer for surface-sensitive analysis techniques such as XPS. CHF₃ and Ar was chosen as the etch chemistry for its anisotropic etch profile. The gas mixture combined physical etching from Ar and chemical etching from CHF₃.

CHF₃ provides F radicals that etch SiO₂ [2,3]. Ar⁺ ions etch the SiO₂ by breaking its crystal bonds. Ar⁺ also desorbs the fluoropolymer film generated by the CHF₃ radicals, exposing horizontal surfaces to the etch gases [2]. The fluoropolymer keeps the etch directional, by passivating the sidewalls of the SiO₂ preventing lateral etching.

Conclusions:

We successfully developed a robust and reproducible process to fabricate patterned line and space wafers. The ability to perform experiments on a patterned wafer will greatly enhance our understanding of area selective deposition.

Acknowledgements:

Thanks to the ERG and CNF staff for insight and helpful discussion. This work was performed in part at the Cornell NanoScale Facility, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (Grant NNCI-1542081).

References:

- [1] Mackus, Adriaan J. M., Marc J. M. Merx, and Wilhelmus M. M. Kessels. "From the Bottom-Up: Toward Area-Selective Atomic Layer Deposition with High Selectivity." *Chemistry of Materials* 31, no. 1: 2-12. <https://doi.org/10.1021/acs.chemmater.8b03454> (January 8, 2019).
- [2] Fuller, Lynn, "Plasma Etching", *Microelectronic Engineering*, Rochester Institute of Technology.
- [3] Kunimasa Takahashi, et al. 1994 *Jpn. J. Appl. Phys.* 33 4745.




Figure 1: Top-down optical microscope image of 10, 5, 3, and 1 μm widths of Cu and SiO₂. Bright areas correspond to Cu and dark areas to SiO₂.




Figure 2: Cross-sectional SEM image of a 1 μm width trench filled with 90.83 nm Cu on top of 25.06 nm Ta.




Figure 3: Etch uniformity across varying feature sizes.